Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques

Authors:
Leyi Yin;Yue Deng;Peng Li
Affiliations:
Texas A&M University, College Station, TX;Texas A&M University, College Station, TX;Texas A&M University, College Station, TX
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2012

Citing 10
Cited 3

Model checking algorithms for analog verification

Proceedings of the 39th annual Design Automation Conference
The theory of hybrid automata

LICS '96 Proceedings of the 11th Annual IEEE Symposium on Logic in Computer Science
Towards formal verification of analog designs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Verifying analog oscillator circuits using forward/backward abstraction refinement

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Review: Formal verification of analog and mixed signal designs: A survey

Microelectronics Journal
First steps towards SAT-based formal analog verification

Proceedings of the 2009 International Conference on Computer-Aided Design
An introduction to the imprecise Dirichlet model for multinomial data

International Journal of Approximate Reasoning
Advanced methods for equivalence checking of analog circuits with strong nonlinearities

Formal Methods in System Design
Formal verification of phase-locked loops using reachability analysis and continuization

Proceedings of the International Conference on Computer-Aided Design
On behavioral model equivalence checking for large analog/mixed signal systems

Proceedings of the International Conference on Computer-Aided Design

Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis

Proceedings of the 50th Annual Design Automation Conference
From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits

Proceedings of the International Conference on Computer-Aided Design
Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit Simulation Traces

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

The pressing need for the verification of analog and mixed-signal (AMS) designs is driven by increased design complexity and the integration of such circuits into SoCs. However, verification of AMS circuits remains as a significant challenge. We propose a methodology that leverages SMT-based Satisfiability techniques to tackle the challenges arising from the inherent analog and/or hybrid natures of AMS systems. We demonstrate the feasibility and efficacy of the proposed methodology on conservative verification of dynamic properties of nonlinear AMS circuits.