Error Coding for Arithmetic Processors
Error Coding for Arithmetic Processors
Introduction to VLSI Systems
Resilient and adaptive performance logic
ACM Journal on Emerging Technologies in Computing Systems (JETC)
| Hi-index | 14.98 |
Special-purpose architectures have been proposed to provide high processing rates for signal processing applications. These architectures use highly concurrent structures on VLSI circuits to achieve billions of multiply/add operations per second. Both serial-parallel and fully bit-serial multiplier elements have been proposed for highly concurrent signal processing arrays. Error detection can be accomplished by applying arithmetic codes to the multiplier hardware in different ways. Here, low-cost residue codes are applied to three different error detection architectures for both serial-parallel and fully bit-serial processing elements. The error performance of these different implementations is studied through computer simulation. The cost of using these codes in terms of silicon area and circuit complexity is also investigated.