Interconnection networks for large-scale parallel processing: theory and case studies
Interconnection networks for large-scale parallel processing: theory and case studies
FFT algorithms for SIMD parallel processing systems
Journal of Parallel and Distributed Computing
M68000: 16/32-bit microprocessor: programmer's reference manual (4th ed.)
M68000: 16/32-bit microprocessor: programmer's reference manual (4th ed.)
MC68881/MC68882: floating point coprocessor user's manual (1st ed.)
MC68881/MC68882: floating point coprocessor user's manual (1st ed.)
Proceedings of the 1990 ACM/IEEE conference on Supercomputing
Communications of the ACM
Synchronization hardware for networks of workstations: performance vs. cost
ICS '96 Proceedings of the 10th international conference on Supercomputing
Eliminating Memory for Fragmentation Within Partitionable SIMD/SPMD Machines
IEEE Transactions on Parallel and Distributed Systems
Data Management and Control-Flow Aspects of an SIMD/SPMD Parallel Language/Compiler
IEEE Transactions on Parallel and Distributed Systems
The Scalability of FFT on Parallel Computers
IEEE Transactions on Parallel and Distributed Systems
NETRA: A Hierarchical and Partitionable Architecture for Computer Vision Systems
IEEE Transactions on Parallel and Distributed Systems
A new look at exploiting data parallelism in embedded systems
Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
An integrated development platform of a reconfigurable radio processor for software defined radio
ACM SIGARCH Computer Architecture News
| Hi-index | 0.02 |
An experimental analysis of the architecture of an SIMD/MIMD parallel processing system is presented. Detailed implementations of parallel fast Fourier transform (FFT) programs were used to examine the performance of the prototype of the PASM (PartitionableSIMD/MIMD) parallel processing system. Detailed execution-time measurements using specialized timing hardware were made for the complete FFT and for components of SIMD, MIMD, and barrier-synchronized MIMD implementations. The component measurements isolated the effects of floating-point arithmetic operations, interconnection network transfer operations, and program control overhead. The measurements allow an accurate extrapolation of the execution time, speedup, and efficiency of the MIMD, SIMD, and barrier-synchronized MIMD programs to a full 1024-processor PASM system. This constitutes one of the first results of this kind, in which controlled experiments on fixed hardware were used to make comparisons of these fundamental modes of computing. Overall, the experimental results demonstrate the value of mixed-mode SIMD/MIMD computing and its suitability for computational intensive algorithms such as the FET.