Design and verification oriented microprogram transformations
Proc. IFIP working conference on Programming Languages and System Design
Automated microcode synthesis
The design and description of computer architectures
The design and description of computer architectures
Verification of microprogrammed computer architectures in the S*-system: a case study
MICRO 18 Proceedings of the 18th annual workshop on Microprogramming
Local Microcode Compaction Techniques
ACM Computing Surveys (CSUR)
Some Aspects of High-Level Microprogramming
ACM Computing Surveys (CSUR)
A Proof System for Communicating Sequential Processes
ACM Transactions on Programming Languages and Systems (TOPLAS)
Ten Years of Hoare's Logic: A Survey—Part I
ACM Transactions on Programming Languages and Systems (TOPLAS)
An experiment in high level language microprogramming and verification
Communications of the ACM
Verifying properties of parallel programs: an axiomatic approach
Communications of the ACM
An axiomatic basis for computer programming
Communications of the ACM
The Science of Programming
New Computer Architectures
Mathematical Theory of Program Correctness
Mathematical Theory of Program Correctness
A Discipline of Programming
Symbolic Logic and Mechanical Theorem Proving
Symbolic Logic and Mechanical Theorem Proving
An Axiomatic Approach to the Specification of Distributed Computer Architectures
Proceedings of the Parallel Architectures and Languages Europe, Volume I: Parallel Architectures PARLE
Correctness of Fireware - An Overview
Firmware Engineering, Seminar veranstaltet von der gemeinsamen Fachgruppe "Mikroprogrammierung" des GI Fachausschusses 3/4 und des NTG-Fachausschusses 6 vom
A retargetable microcode generation system for a high-level microprogramming language
MICRO 14 Proceedings of the 14th annual workshop on Microprogramming
An introduction to the verification oriented microprogramming language “MIDDLE”
MICRO 11 Proceedings of the 11th annual workshop on Microprogramming
Towards a microprogramming language schema
MICRO 11 Proceedings of the 11th annual workshop on Microprogramming
Automated proofs of microprogram correctness
MICRO 9 Proceedings of the 9th annual workshop on Microprogramming
SDVS: A system for verifying microcode correctness
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
A retargetable compiler for a high-level microprogramming language
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
A model of clocked micro-architectures for firmware engineering and design automation applications
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
An axiomatization of low-level parallelism in microarchitectures
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
Symbolic simulation for correct machine design
DAC '79 Proceedings of the 16th Design Automation Conference
Hi-index | 0.01 |
A universal syntax-directed proof system is presented for the verification of horizontal computer architectures. The system is based on the axiomatic architecture description language AADL, which is sufficiently rich to allow the specification of target architectures while providing a concise model for clocked microarchitectures. For each description A epsilon AADL of a host, it is shown how to construct systematically a (Hoare-style) axiomatic definition of an A-dependent high-level microprogramming language based on S*. The axiomatization of A's microoperations together with a powerful proof-rule dealing with the inherent low-level parallelism of horizontal architectures allow a complete axiomatic treatment of the timing behavior and dynamic conflicts of microprograms written in S*(A).