Automated proofs of microprogram correctness
MICRO 9 Proceedings of the 9th annual workshop on Microprogramming
A new approach to program testing
Proceedings of the international conference on Reliable software
Verification of microprogrammed computer architectures in the S*-system: a case study
MICRO 18 Proceedings of the 18th annual workshop on Microprogramming
Time-symbolic simulation for accurate timing verification of asynchronous behavior of logic circuits
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Coded time-symbolic simulation using shared binary decision diagram
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Symbolic simulation—techniques and applications
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
CORAL II: linking behavior and structure in an IC design system
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Automatic formal verification of DSP software
Proceedings of the 37th Annual Design Automation Conference
A framework for object oriented hardware specification, verification, and synthesis
Proceedings of the 38th annual Design Automation Conference
Validating PowerPC Microprocessor Custom Memories
IEEE Design & Test
IEEE Transactions on Software Engineering
Formal design verification of digital systems
DAC '83 Proceedings of the 20th Design Automation Conference
VLSI test expertise system using a control flow model
DAC '84 Proceedings of the 21st Design Automation Conference
Symbolic simulation for functional verification with ADLIB and SDL
DAC '81 Proceedings of the 18th Design Automation Conference
Developments in verification of design correctness (A Tutorial)
DAC '80 Proceedings of the 17th Design Automation Conference
An axiomatization of low-level parallelism in microarchitectures
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
A formal method for computer design verification
DAC '82 Proceedings of the 19th Design Automation Conference
Verification of synthesized circuits at register transfer level with flow graphs
EURO-DAC '91 Proceedings of the conference on European design automation
High level microprogramming: current usage, future prospects
ACM SIGMICRO Newsletter
An Inductive Assertion Method for Register Transfer Level Design Verification
IEEE Transactions on Computers
Theorem Proving for Verification (Invited Tutorial)
CAV '08 Proceedings of the 20th international conference on Computer Aided Verification
Functional test generation of digital LSI/VLSI systems using machine symbolic execution technique
ITC'84 Proceedings of the 1984 international test conference on The three faces of test: design, characterization, production
| Hi-index | 0.00 |
Program verification techniques which manipulate symbolic rather than actual values have been used successfully to find errors in implementations of computer designs. This paper describes symbolic simulation, a method similar to symbolic execution of programs, and its use in proving the correctness of machine architectures implemented in microcode. The procedure requires formal descriptions of machines at both the architectural and register transfer levels, but has been used to detect errors in implementation which often elude the standard test case approach.