Symbolic Logic and Mechanical Theorem Proving
Symbolic Logic and Mechanical Theorem Proving
DAC '81 Proceedings of the 18th Design Automation Conference
Verification of hardware designs thru symbolic manipulation
Proceedings of the Symposium on Design Automation and Microprocessors
An hierarchical language for the structural description of digital systems
DAC '77 Proceedings of the 14th Design Automation Conference
A formal method for computer design verification
DAC '82 Proceedings of the 19th Design Automation Conference
A verification technique for hardware designs
DAC '82 Proceedings of the 19th Design Automation Conference
Symbolic simulation for correct machine design
DAC '79 Proceedings of the 16th Design Automation Conference
The application of program verification techniques to hardware verification
DAC '79 Proceedings of the 16th Design Automation Conference
Hardware verification.
Multiple-valued combinational logic design using theorem proving
Multiple-valued combinational logic design using theorem proving
Automated synthesis of combinational logic using theorem proving techniques
Automated synthesis of combinational logic using theorem proving techniques
Automated theorem proving: A logical basis (Fundamental studies in computer science)
Automated theorem proving: A logical basis (Fundamental studies in computer science)
A rule-based circuit representation for automated CMOS design and verification
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Formal Verification of Fault Tolerance Using Theorem-Proving Techniques
IEEE Transactions on Computers
On diagnosis and correction of design errors
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
A new method for verifying sequential circuits
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
An Application of Formal Analysis to Software in a Fault-Tolerant Environment
IEEE Transactions on Computers
Dynamic Functional Testing for VLSI Circuits
IEEE Design & Test
A formal design verification system based on an automated reasoning system
DAC '84 Proceedings of the 21st Design Automation Conference
ACM SIGSOFT Software Engineering Notes - Proceedings of VERkshop III -- a formal verification workshop
Automated reasoning: real uses and potential uses
IJCAI'83 Proceedings of the Eighth international joint conference on Artificial intelligence - Volume 2
Formal Verification and Diagnosis of Combinational Circuit Designs with Propositional Logic
Fundamenta Informaticae
| Hi-index | 0.01 |
In present design automation systems, the standard approach that is taken to verify the correctness of proposed logic designs is that of simulation. However, due to several difficulties that arise as simulation is applied to more complex systems, designers have searched for other techniques to at least augment this traditional approach. The purpose of this paper is to briefly describe a research project to develop a formal design verification system using the Argonne Automated Reasoning Assistant (AURA). Some results of this investigation are presented, together with a discussion of some of the problems that have been encountered and plans for future work.