A 100-GOPS Programmable Processor for Vehicle Vision Systems

Authors:
Wolfgang Raab;Nico Bruels;Ulrich Hachmann;Jens Harnisch;Ulrich Ramacher;Christian Sauer;Axel Techmer
Affiliations:
-;-;-;-;-;-;-
Venue:
IEEE Design & Test
Year:
2003

Citing 0
Cited 7

A low-power memory hierarchy for a fully programmable baseband processor

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
The design of a smart imaging core for automotive and consumer applications: a case study

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor

Proceedings of the 45th annual Design Automation Conference
Overtaking Vehicle Detection Method and Its Implementation Using IMAPCAR Highly Parallel Image Processor

IEICE - Transactions on Information and Systems
81.6 GOPS object recognition processor based on a memory-centric NoC

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IMAPCAR: A 100 GOPS In-Vehicle Vision Processor Based on 128 Ring Connected Four-Way VLIW Processing Elements

Journal of Signal Processing Systems
A hierarchical vision processing architecture oriented to 3D integration of smart camera chips

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.01

Visualization

Abstract

New generations of automobiles will include driver assistance systems requiring powerful, low-cost processors to handle video/camera applications and to enable fast, convenient application development. Shrinking feature sizes on processors already in development will bring substantial increases in system speed and functionality.