Illustration of the SFG-Tracing Multi-Level Behavioral Verification Methodology, by the Correctness Proof of a High to Low Level Synthesis Application in CATHEDRAL-II

Authors:
Mark Genoe;Luc J. M. Claesen;Eric Verlind;Frank Proesmans;Hugo De Man
Affiliations:
-;-;-;-;-
Venue:
ICCD '91 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Year:
1991

Citing 0
Cited 5

Linking BDD-based symbolic evaluation to interactive theorem-proving

DAC '93 Proceedings of the 30th international Design Automation Conference
Equivalence checking of datapaths based on canonical arithmetic expressions

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
CoWare---a design environment for heterogeneous hardware/software systems

Readings in hardware/software co-design
Semi-formal verification of the steady state behavior of mixed-signal circuits by SAT-based property checking

Theoretical Computer Science
A symbolic modelling approach for the formal verification of integrated mixed-mode systems

DCC'96 Proceedings of the 3rd international conference on Designing Correct Circuits

Quantified Score

Hi-index	0.00

Visualization

Abstract