Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures

Authors:
Meenakshi Kaul;Ranga Vermuri
Affiliations:
-;-
Venue:
Proceedings of the 11 IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing
Year:
1999

Citing 0
Cited 4

An integrated temporal partioning and partial reconfiguration technique for design latency improvement

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Automated design synthesis and partitioning for adaptive reconfigurable hardware

Hardware implementation of intelligent systems
An efficient list scheduling algorithm for time placement problem

Computers and Electrical Engineering
Temporal partitioning of data flow graphs for reconfigurable architectures

International Journal of Computational Science and Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract