Automatic Verification of Asynchronous Circuits
IEEE Design & Test
Modular scheduling of guarded atomic actions
Proceedings of the 41st annual Design Automation Conference
High-level synthesis: an essential ingredient for designing complex ASICs
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
| Hi-index | 0.00 |