Calculating the maximum, execution time of real-time programs
Real-Time Systems
Predicting program execution times by analyzing static and dynamic program paths
Real-Time Systems - Special issue: Real-time languages and language-level timing tools and analysis
Advanced compiler design and implementation
Advanced compiler design and implementation
Hardware compilation of sequential ada
CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Performance Analysis of Real-Time Embeded Software
Performance Analysis of Real-Time Embeded Software
The Garp Architecture and C Compiler
Computer
Scaling up Uppaal Automatic Verification of Real-Time Systems Using Compositionality and Abstraction
FTRTFT '00 Proceedings of the 6th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems
Pebble: A Language for Parametrised and Reconfigurable Hardware Design
FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
SL - A Structural Hardware Design Language
FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
A Method to Improve the Estimated Worst-Case Performance of Data Caching
RTCSA '99 Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications
Integrating the timing analysis of pipelining and instruction caching
RTSS '95 Proceedings of the 16th IEEE Real-Time Systems Symposium
A Worst Case Timing Analysis Technique for Multiple-Issue Machines
RTSS '98 Proceedings of the IEEE Real-Time Systems Symposium
The Transmogrifier C hardware description language and compiler for FPGAs
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Hardware implementation of the Ravenscar Ada tasking profile
CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Hi-index | 0.00 |
A key issue in the implementation of real-time systems is the ability to statically analyse the timing behaviour of the system, to ensure that important timing requirements are met. The increasing complexity of modern processors make the determination of the worst-case execution time of software difficult via analytical means.This paper discusses the compilation of Ada programs directly to hardware circuits, so removing the need for a processor. The solution is discussed in terms of Ada (specifically a Ravenscar / SPARK subset). The contributions of the paper are twofold. Firstly, the compilation of Ada to hardware (Field-Programmmable Gate Arrays) is described. Secondly, issues with the Ada language are addressed. These relate to processor concepts (eg. interrupts, representation clauses) that are embodied in the language that need to be modified for compilation to hardware.