Heterogeneous Clustered Processors: Organisation and Design

Authors:
Francesco Pessolano
Affiliations:
-
Venue:
Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing
Year:
1999

Citing 4
Cited 1

High Performance Compilers for Parallel Computing

High Performance Compilers for Parallel Computing
Will Physical Scalability Sabotage Performance Gains?

Computer
Billion-Transistor Architectures

Computer
Challenges to Combining General-Purpose and Multimedia Processors

Computer

Asynchronous First-in First-out Queues

PATMOS '00 Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The rapid development of electronic technology and new trends in the software market are forcing micro-architects to explore new solutions to improve performance and reliability. In this paper, we describe the idea of Heterogeneous Clustered Processors as a viable alternative to well known proposals for future billion-transistor processors. The architectural model is described together with a test core and its preliminary performance evaluation.