Using Transformations and Verification in Ciruit Design

Authors:
James B. Saxe;Stephen J. Garland;John V. Guttag;James J. Horning
Affiliations:
-;-;-;-
Venue:
Proceedings of the Second IFIP WG10.2/WG10.5 Workshop on Designing Correct Circuits
Year:
1992

Citing 0
Cited 4

Formal Verification of Concurrent Programs Using the Larch Prover

IEEE Transactions on Software Engineering
A Practical Methodology for the Formal Verification of RISC Processors

Formal Methods in System Design
Combining Stream-Based and State-Based Verification Techniques

FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract