Utilizing logic information in multi-level timing simulation
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
On the Delay-Sensitivity of Gate Networks
IEEE Transactions on Computers
Precise timing verification of logic circuits under combined delay model
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
| Hi-index | 0.00 |