Speeding-Up Fault Injection Campaigns in VHDL Models

  • Authors:
  • B. Parrotta;Maurizio Rebaudengo;Matteo Sonza Reorda;Massimo Violante

  • Affiliations:
  • -;-;-;-

  • Venue:
  • SAFECOMP '00 Proceedings of the 19th International Conference on Computer Safety, Reliability and Security
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

Simulation-based Fault Injection in VHDL descriptions is increasingly common due to the popularity of top-down design flows exploiting this language. This paper presents some techniques for reducing the time to perform the required simulation experiments. Static and dynamic methods are proposed to analyze the list of faults to be injected, removing faults as soon as their behavior is known. Common features available in most VHDL simulation environments are also exploited. Experimental results show that the proposed techniques are able to reduce the time required by a typical Fault Injection campaign by a factor ranging from 43.9% to 96.6%.