A Parity Code Based Fault Detection for an Implementation of the Advanced Encryption Standard

Authors:
Guido Bertoni;Luca Breveglieri;Israel Koren;Paolo Maistri;Vincenzo Piuri
Affiliations:
-;-;-;-;-
Venue:
DFT '02 Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Year:
2002

Citing 0
Cited 5

Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard

IEEE Transactions on Computers
A cryptography core tolerant to DFA fault attacks

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
A lightweight high-performance fault detection scheme for the advanced encryption standard using composite fields

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A compact AES core with on-line error-detection for FPGA applications with modest hardware resources

Microprocessors & Microsystems
Design and characterisation of an AES chip embedding countermeasures

International Journal of Intelligent Engineering Informatics

Quantified Score

Hi-index	0.00

Visualization

Abstract

Concurrent fault detection for a hardware implementation of the Advanced EncryptionStandard (AES) is important not only to protect the encryption/decryption process fromrandom faults. It will also protect the encryption/decryption circuitry from an attacker whomay maliciously inject faults in order to find the encryption secret key. In this paper wepresent a novel fault detection scheme which is based on a multiple parity bit code and showthat the proposed scheme leads to very efficient and high coverage fault detection. We thenestimate the associated hardware costs and detection latencies.