ACM SIGMOD Record
Image Registration of Real-Time Broadcast Video Using the UltraSONIC Reconfigurable Computer
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
High-Visibility Debug-By-Design for FPGA Platforms
The Journal of Supercomputing
Run-time integration of reconfigurable video processing systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reconfigurable Multithreading Architectures: A Survey
SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Architectural support for multithreading on reconfigurable hardware
ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Multithreading on reconfigurable hardware: An architectural approach
Microprocessors & Microsystems
| Hi-index | 0.00 |
The UltraSONIC architecture enables rapid development of video processing solutions. This is achieved through a flexible architecture that is tailored for real-time standard and high definition video image processing. This paper shows how solutions for new applications can be implemented quickly using hardware based on reconfigurable logic. We also explain how the software interface abstracts the hardware to simplify hardware/software co-design, permitting parallel development of hardware and software. Dynamic reconfiguration is exploited by the UltraSONIC architecture to allow applications to share hardware resources. A novel method for abstracting the reconfigurable designs from the system level hardware allows the same design to be used for real-time processing and off-line software acceleration. We demonstrate how the UltraSONIC architecture has benefited Sony Broadcast & Professional Research Labs through several examples including: real-time encryption of video, compressed video capture and play-back from a computer, and MPEG Compression/Decompression.