A Learning-Based Method to Match a Test Pattern Generator to a Circuit-Under-Test

Authors:
Irith Pomeranz;Sudhakar M. Reddy
Affiliations:
-;-
Venue:
Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them
Year:
1993

Citing 0
Cited 4

Built-in test sequence generation for synchronous sequential circuits based on loading and expansion of test subsequences

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times

IEEE Transactions on Computers
Goal-directed vector generation using sample ICs

ITC'94 Proceedings of the 1994 international conference on Test
On methods to match a test pattern generator to a circuit-under-test

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract