Built-in test sequence generation for synchronous sequential circuits based on loading and expansion of test subsequences

  • Authors:
  • Irith Pomeranz;Sudhakar M. Reddy

  • Affiliations:
  • Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA;Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA

  • Venue:
  • Proceedings of the 36th annual ACM/IEEE Design Automation Conference
  • Year:
  • 1999

Quantified Score

Hi-index 0.01

Visualization

Abstract