Design methodology for a modular service-driven network processor architecture

Authors:
Maria Gabrani;Gero Dittmann;Andreas Döring;Andreas Herkersdorf;Patricia Sagmeister;Jan van Lunteren
Affiliations:
IBM Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland;IBM Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland;IBM Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland;IBM Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland;IBM Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland;IBM Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland
Venue:
Computer Networks: The International Journal of Computer and Telecommunications Networking - Network processors
Year:
2003

Citing 10
Cited 0

Random early detection gateways for congestion avoidance

IEEE/ACM Transactions on Networking (TON)
Specification and design of embedded systems

Specification and design of embedded systems
Generating instruction sets and microarchitectures from applications

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
LISA—machine description language for cycle-accurate models of programmable DSP architectures

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A generic tool set for application specific processor architectures

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Designing domain-specific processors

Proceedings of the ninth international symposium on Hardware/software codesign
A Single-Chip Multiprocessor

Computer
Exploring the Design Space of Future CMPs

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
Design Tradeoffs for Embedded Network Processors

ARCS '02 Proceedings of the International Conference on Architecture of Computing Systems: Trends in Network and Pervasive Computing
Performance evaluation of network processor architectures: combining simulation with analytical estimation

Computer Networks: The International Journal of Computer and Telecommunications Networking - Network processors

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a design methodology for a modular network processor architecture that leads to a balanced, servicedefined mix between programmable processor cores, configurable hardware assists, and specialized coprocessors. Whereas the processor cores address the flexibility and extendibility needs of the networking market, the hardware components offload the processors, or even allow them to be bypassed for certain network processor-typical tasks to optimize chip area, performance, and power efficiency. We describe the rationale behind the selected functional partitioning in hardware and software components and discuss the challenges of designing the hardware components, and of organizing and integrating the programmable cores. We quantify our approach with a performance evaluation of the overall system.