Low-Power Constant-Coefficient Multiplier Generator

Authors:
Cheng-Yu Pai;A. J. Al-Khalili;W. E. Lynch
Affiliations:
Department of Electrical and Computer Engineering, Concordia University, 1455 De Maisonneuve Boulevard, Montreal, Quebec H3G 1M8, Canada;Department of Electrical and Computer Engineering, Concordia University, 1455 De Maisonneuve Boulevard, Montreal, Quebec H3G 1M8, Canada;Department of Electrical and Computer Engineering, Concordia University, 1455 De Maisonneuve Boulevard, Montreal, Quebec H3G 1M8, Canada
Venue:
Journal of VLSI Signal Processing Systems
Year:
2003

Citing 4
Cited 1

Multiplication by Integer constants

Software—Practice & Experience
Computer Arithmetic: Principles, Architecture and Design

Computer Arithmetic: Principles, Architecture and Design
Low-Power Implementation of Discrete Cosine Transform

GLSVLSI '96 Proceedings of the 6th Great Lakes Symposium on VLSI
Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

CSD-RNS-based Single Constant Multipliers

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Constant-coefficient multipliers are used in many DSP cores. A new low-power constant multiplier, with detailed design procedure, is presented. By using canonical sign-digit (CSD) number system, and introducing new simplification techniques and identities, the multiplier features a new algorithm to reduce logic depth for the Wallace-tree implementation. The method also reduces area and complexity.A generator written in C++ is used to generate technology-independent VHDL code of the constant multiplier for different input specifications. Synthesis results indicate the new design has smaller area and less power consumption while offering similar speed performance when compared with other multipliers.