Calisto: A Low-Power Single-Chip Multiprocessor Communications Platform

Authors:
John Nickolls;L. J. Madar III;Scott Johnson;Viresh Rustagi;Ken Unger;Mustafiz Choudhury
Affiliations:
Broadcom Corp.;Broadcom Corp.;Broadcom Corp.;Broadcom Corp.;Broadcom Corp.;Broadcom Corp.
Venue:
IEEE Micro
Year:
2003

Citing 5
Cited 3

Spert-II: A Vector Microprocessor System

Computer - Special issue: neural computing: companion issue to Spring 1996 IEEE Computational Science & Engineering
IP telephony: the integration of robust VoIP services

IP telephony: the integration of robust VoIP services
The CRAY-1 computer system

Communications of the ACM - Special issue on computer architecture
Voice over Packet Networks

Voice over Packet Networks
Xtensa: A Configurable and Extensible Processor

IEEE Micro

A scalable, clustered SMT processor for digital signal processing

MEDEA '03 Proceedings of the 2003 workshop on MEmory performance: DEaling with Applications , systems and architecture
Signal processing with teams of embedded workhorse processors

EURASIP Journal on Embedded Systems
A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP

Quantified Score

Hi-index	0.00

Visualization

Abstract

The convergence of voice, data, and multimedia transport withtraditional telephony demands reliable and high-quality voiceover packet services. CAlisto leverages multiprocessor parallelismand low-power integration to enable multichannelcommunications gateways that support such VoP services.