A Low-Power, High-Speed Implementation of a PowerPC(tm) Microprocessor Vector Extension

Authors:
M. S. Schmookler;M. Putrino;A. Mather;J. Tyler;H. V. Nguyen;C. Roth;M. Sharma;M. N. Pham;J. Lent
Affiliations:
-;-;-;-;-;-;-;-;-
Venue:
ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
Year:
1999

Citing 0
Cited 7

A high-speed energy-efficient 64-bit reconfigurable binary adder

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Variable precision arithmetic circuits for FPGA-based multimedia processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Architecture and Implementation of a Vector/SIMD Multiply-Accumulate Unit

IEEE Transactions on Computers
FPU Implementations with Denormalized Numbers

IEEE Transactions on Computers
Customized SIMD unit synthesis for system on programmable chip: a foundation for HW/SW partitioning with vectorization

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
IBM POWER6 accelerators: VMX and DFU

IBM Journal of Research and Development
Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.01

Visualization

Abstract

Advances in computer hardware often have little impact until they become accessible to programmers using high-level languages. For example, the IEEE floating-point arithmetic standard provides various rounding modes and exceptions, but it is difficult ...