VIS Speeds New Media Processing
IEEE Micro
Subword Parallelism with MAX-2
IEEE Micro
A Reduced-Area Scheme for Carry-Select Adders
IEEE Transactions on Computers
A Low-Power, High-Speed Implementation of a PowerPC(tm) Microprocessor Vector Extension
ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
Low-power mixed-signal CVNS-based 64-bit adder for media signal processing
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Integration, the VLSI Journal
Hi-index | 0.00 |
Datapaths for media signal processing are typically built using programmable computational elements such as adders and multipliers, which can be run-time reconfigured to operate on simple integers with 8, 16, or 32 bits of precision. In this brief, a new high-speed energy-efficient reconfigurable adder for media signal processing is presented. The proposed circuit is based on carry-propagation schemes and can be partitioned to perform one 64-, two 32-, four 16-, and eight 8-bit additions. When the Austria Mikro System (AMS) 0.35 µm 2-poly 3-metal 3.3 V CMOS (CSD) process is used to produce layout, a worst propagation delay of about 4.9 ns and an average energy dissipation of about 181 µW/MHz are obtained.