Design and test of the PowerPC 603 microprocessor

Authors:
E. K. Vida-Torku;C. H. Malley;Sung Park;R. Reed
Affiliations:
International Business Machines Corp., Somerset Design Center, 9737 Great Hills Trail, Austin, Texas;Motorola Inc., Somerset Design Center, 9737 Great Hills Trail, Austin, Texas;International Business Machines Corp., Somerset Design Center, 9737 Great Hills Trail, Austin, Texas;International Business Machines Corp., Somerset Design Center, 9737 Great Hills Trail, Austin, Texas
Venue:
EDTC '95 Proceedings of the 1995 European conference on Design and Test
Year:
1995

Citing 4
Cited 1

Finding the optimal variable ordering for binary decision diagrams

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator

IBM Systems Journal
Balancing Structured and Ad-hoc Design for Test: Testing of the PowerPC 603TM Microprocessor

Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years
LSS: a system for production logic synthesis

IBM Journal of Research and Development

Designing for scan test of high performance embedded memories

ITC '98 Proceedings of the 1998 IEEE International Test Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The PowerPC 603 microprocessor is a powerful low-cost implementation of the PowerPC architecture specification. The structured design, logic verification and test data generation methodologies of the 603 are presented in this paper. The success of these methodologies has been demonstrated by meeting the 603's aggressive time-to-market goals.