The Test Vector Problem and Limitations to Evolving Digital Circuits

Authors:
Kosuke Imamura;James A. Foster;Axel W. Krings
Affiliations:
-;-;-
Venue:
EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Year:
2000

Citing 0
Cited 8

Evolutionary Design of Arbitrarily Large Sorting Networks Using Development

Genetic Programming and Evolvable Machines
Information Assurance: Dependability and Security in Networked Systems

Information Assurance: Dependability and Security in Networked Systems
The Input Pattern Order Problem: Evolution of Combinatorial and Sequential Circuits in Hardware

ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Formal verification of candidate solutions for post-synthesis evolutionary optimization in evolvable hardware

Genetic Programming and Evolvable Machines
How do evolved digital logic circuits generalise successfully?

ECAL'05 Proceedings of the 8th European conference on Advances in Artificial Life
Intrinsic evolution of sorting networks: a novel complete hardware implementation for FPGAs

ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
Coevolution in cartesian genetic programming

EuroGP'12 Proceedings of the 15th European conference on Genetic Programming
Better GP benchmarks: community survey results and proposals

Genetic Programming and Evolvable Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

How do we know the correctness of an evolved circuit? While Evolutionary Hardware is exhibiting its effectiveness, we argue that it is very difficult to design a large-scale digital circuit by conventional evolutionary techniques alone, if we are using a subset of the entire truth table for fitness evaluation. The test vector generation problem for testing VLSI (Very Large Scale Integration) suggests that there is no efficient way to determine training set, which assures full correctness of an evolved circuit.