M. Sami;F. Distante;R. Stefanelli
-;-;-
Fault-Tolerant Array Processors Using Single-Track Switches
IEEE Transactions on Computers
Reliability, Reconfiguration, and Spare Allocation Issues in Binary-Tree Architectures Based on Multiple-Level Redundancy
Wafer-Scale Integration of Systolic Arrays