A generic multi-unit architecture for codesign methodologies

Authors:
Guy Gogniat;Michel Auguin;Cecile Belleudy
Affiliations:
13S, Université de Nice Sophia/Antipolis - CNRS, 41 Bld., Napoléon III, 06041 Nice, Cedex, France;13S, Université de Nice Sophia/Antipolis - CNRS, 41 Bld., Napoléon III, 06041 Nice, Cedex, France;13S, Université de Nice Sophia/Antipolis - CNRS, 41 Bld., Napoléon III, 06041 Nice, Cedex, France
Venue:
CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design
Year:
1997

Citing 10
Cited 0

Data synchronized pipeline architecture: pipelining in multiprocessor environments

Journal of Parallel and Distributed Computing
A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning

EURO-DAC '94 Proceedings of the conference on European design automation
The design of mixed hardware/software systems

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Hardware-Software Cosynthesis for Digital Systems

IEEE Design & Test
Hardware-Software Cosynthesis for Microcontrollers

IEEE Design & Test
Recursive Bipartitioning of Signal Flow Graphs for Programmable Video Signal Processors

EDTC '96 Proceedings of the 1996 European conference on Design and Test
The extended partitioning problem: hardware/software mapping and implementation-bin selection

RSP '95 Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)
Adaptation of force-directed scheduling algorithm for hardware/software partitioning

RSP '95 Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)
A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem

CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design
SIERA: a unified framework for rapid-prototyping of system-level hardware and software

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces a template architecture for codesign methodologies. This architecture is based on a data synchronized control scheme that is well adapted to the implementation of numerous telecommunication applications specified with a data flow model. The template architecture permits an easy integration of HW and SW coarse grain units. Communications between internal units are assumed to have an asynchronous protocol that is the more general transfer mechanism but also the more expensive in hardware resources. Hence, a communication synthesis method is presented that transforms asynchronous communications into synchronous ones. Results on an acoustic echo canceller illustrate the interest of the approach.