Incremental elaboration for run-time reconfigurable hardware designs
CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Reconfigurable architecture for network flow analysis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and implementation of embedded computer vision systems based on particle filters
Computer Vision and Image Understanding
Generic systolic array for run-time scalable cores
ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
| Hi-index | 0.00 |
This paper presents reconfigurable computing strategies for a Shape-Adaptive Template Matching (SA-TM) method to retrieve arbitrarily shaped objects within images or video frames. A generic systolic array architecture is proposed as the basis for comparing three designs: a static design where the configuration does not change after compilation, a partially-dynamic design where a static circuit can be reconfigured to use different on-chip data, and a dynamic design which completely adapts to a particular computation. While the logic resources required to implement the static and partially-dynamic designs are constant and depend only on the size of the search frame, the dynamic design is adapted to the size and shape of the template object, and hence requires much less area. The execution time of the matching process greatly depends on the number of frames the same object is matched at. For a small number of frames, the dynamic and partially-dynamic designs suffer from high reconfigurationoverheads. This overhead is significantly reduced if the matching process is repeated on a large number of consecutive frames. We find that the dynamic SA-TM design in a 50 MHz Virtex 1000E device, including reconfiguration time, can perform almost 7,000 times faster than a 1.4 GHz Pentium 4 PC when processing a 100 脳 100 template on 300 consecutive video frames in HDTV format.