Accurate Resource Estimation Algorithms for Behavioral Synthesis

Authors:
Srinivas Katkoori;Ranga Vemuri
Affiliations:
-;-
Venue:
GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
Year:
1999

Citing 0
Cited 3

Controller estimation for FPGA target architectures during high-level synthesis

Proceedings of the 15th international symposium on System Synthesis
Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Compiling Scilab to high performance embedded multicore systems

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Given a scheduled data ow graph the functional, storage, and interconnect (multiplexors) resources are analytically estimated taking into account the effects of post-scheduling tasks. Complexity of the controller implementation is also estimated. The novelty of this work lies in predicting the effects of the post-scheduling tasks on the final amount of resources, the effects of data path resource optimization on the controller complexity. Experimental results show high correlation between estimated and actual numbers.