GALA - an automatic layout system for high density CMOS gate arrays

Authors:
B. N. Tien;B. S. Ting;J. Cheam;K. Chow;S. C. Evans
Affiliations:
Hughes Aircraft Company, 500 Superior Avenue, Newport Beach, CA;Hughes Aircraft Company, 500 Superior Avenue, Newport Beach, CA;Daisy Systems Corp., Sunnyvale, CA;Hughes Aircraft Company, 500 Superior Avenue, Newport Beach, CA;Hughes Aircraft Company, 500 Superior Avenue, Newport Beach, CA
Venue:
DAC '84 Proceedings of the 21st Design Automation Conference
Year:
1984

Citing 3
Cited 2

An extension of the Munkres algorithm for the assignment problem to rectangular matrices

Communications of the ACM
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop
The chip layout problem: An automatic wiring procedure

DAC '77 Proceedings of the 14th Design Automation Conference

Hardware acceleration of gate array layout

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
ALPS2: a standard cell layout system for double-layer metal technology

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the automatic layout software system - GALA (Gate Array Layout Automation) - developed at Hughes Aircraft Company for a high density CMOS gate array family with 3u design rules. The system layout and hierarchical decomposition schemes used in GALA are presented. The particular design environment and style are discussed. The system has been used in production for the various sizes of the Hughes HCMOS gate array family for over 2 years. Routing results for some designs produced during that period are presented.