An optimum channel-routing algorithm for polycell layouts of integrated circuits
DAC '73 Proceedings of the 10th Design Automation Workshop
Wire routing by optimizing channel assignment within large apertures
DAC '71 Proceedings of the 8th Design Automation Workshop
The chip layout problem: A placement procedure for lsi
DAC '77 Proceedings of the 14th Design Automation Conference
Prediction of wiring space requirements for LSI
25 years of DAC Papers on Twenty-five years of electronic design automation
Global wiring on a wire routing machine
25 years of DAC Papers on Twenty-five years of electronic design automation
ORCA a sea-of-gates place and route system
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
GALA - an automatic layout system for high density CMOS gate arrays
DAC '84 Proceedings of the 21st Design Automation Conference
Placement of variable size circuits on LSI masterslices
DAC '81 Proceedings of the 18th Design Automation Conference
Some properties of a probabilistic model for global wiring
DAC '81 Proceedings of the 18th Design Automation Conference
Aiming at a general routing strategy
DAC '81 Proceedings of the 18th Design Automation Conference
Contrasts in physical design between LSI and VLSI
DAC '81 Proceedings of the 18th Design Automation Conference
A preprocessor for channel routing
DAC '81 Proceedings of the 18th Design Automation Conference
Efficient placement and routing techniques for master slice LSI
DAC '80 Proceedings of the 17th Design Automation Conference
Prediction of wiring space requirements for LSI
DAC '77 Proceedings of the 14th Design Automation Conference
The chip layout problem: A placement procedure for lsi
DAC '77 Proceedings of the 14th Design Automation Conference
A minimum-impact routing algorithm
DAC '82 Proceedings of the 19th Design Automation Conference
DAC '82 Proceedings of the 19th Design Automation Conference
Global wiring on a wire routing machine
DAC '82 Proceedings of the 19th Design Automation Conference
CGALA-a multi technology Gate Array Layout system
DAC '82 Proceedings of the 19th Design Automation Conference
LAMBDA: A quick, low cost layout design system for master-slice LSI s
DAC '82 Proceedings of the 19th Design Automation Conference
A two-dimensional placement algorithm for the master slice LSI layout problem
DAC '79 Proceedings of the 16th Design Automation Conference
An interactive system for VLSI chip physical design
IBM Journal of Research and Development
Design automation and the programmable logic array macro
IBM Journal of Research and Development
Stand-alone wiring program for Josephson logic
IBM Journal of Research and Development
Macro generation algorithms for LSI custom chip design
IBM Journal of Research and Development
Number of vias: a control parameter for global wiring of high-density chips
IBM Journal of Research and Development
IBM Journal of Research and Development
Influence on LSI package wireability of via availability and wiring track accessibility
IBM Journal of Research and Development
| Hi-index | 0.00 |
This paper describes an automatic system for routing the metal connections on integrated circuit chips. The system contains three major sections: global wiring, vertical channel assignment, and horizontal bilateral channel allocation. Since its initial development in 1972, this system has been used successfully at IBM in the physical design of bipolar logic chips.