Introduction to VLSI Systems
Alex: A conversational, hierarchical logic design system
DAC '80 Proceedings of the 17th Design Automation Conference
Verifying deep logic hierarchies with ALEX
DAC '80 Proceedings of the 17th Design Automation Conference
The chip layout problem: A placement procedure for lsi
DAC '77 Proceedings of the 14th Design Automation Conference
The chip layout problem: An automatic wiring procedure
DAC '77 Proceedings of the 14th Design Automation Conference
A logic design structure for LSI testability
DAC '77 Proceedings of the 14th Design Automation Conference
IBM Journal of Research and Development - POWER5 and packaging
Hi-index | 0.00 |
In the last five years, there has been rapid growth in logic and memory chip circuit density. The number of different digital processors and the typical size of such processors has also grown. With all this growth, alternatives in VLSI design style as well as packaging have to be considered. These consist, on the one hand, of powerful automated placement and wiring routines, indispensable on large regular package images, and, on the other, of techniques facilitating rapid, interactive adaptation of functional logic design to the layout and interconnection of “macros” on large chips. Some results from study of each method are presented.