Shift Switching with Domino Logic: Asynchronous VLSI Comparator Schemes

  • Authors:
  • R. Lin

  • Affiliations:
  • -

  • Venue:
  • VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
  • Year:
  • 1997

Quantified Score

Hi-index 0.00

Visualization

Abstract

We present novel asynchronous VLSI comparator schemes which are based an recently proposed shift switch logic and the traditional (precharged) CMOS domino logic. The schemes always produce a semaphore as a by-product of the process to indicate the end of domino process, which requires no additional delay and a minimal number of additional devices. For a large percentage of inputs the computations are much faster than traditional synchronous comparators due to the full utilization of the inherent speed of the circuits. Also the schemes are simple, area compact and stable.