An Efficient Linear Time Algorithm for Scan Chain Optimization and Repartitioning

Authors:
David Berthelot;Samit Chaudhuri;Hamid Savoj
Affiliations:
-;-;-
Venue:
ITC '02 Proceedings of the 2002 IEEE International Test Conference
Year:
2002

Citing 0
Cited 4

Design of Routing-Constrained Low Power Scan Chains

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Power-Driven Routing-Constrained Scan Chain Design

Journal of Electronic Testing: Theory and Applications
MVP: capture-power reduction with minimum-violations partitioning for delay testing

Proceedings of the International Conference on Computer-Aided Design
A graph-based approach to optimal scan chain stitching using RTL design descriptions

VLSI Design - Special issue on New Algorithmic Techniques for Complex EDA Problems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a linear-time algorithm for post-placement scan chain optimization tha works efficiently on large designs and that allows user-specified tradeoffs between runtime and solution quality.This algorithm is also efficiently applied on scan chain partitioning.