Scheduling high-level blocks for functional simulation

Authors:
Z. Wang;P. M. Maurer
Affiliations:
Department of Computer Science and Engineering, University of South Florida, Tampa, FL;Department of Computer Science and Engineering, University of South Florida, Tampa, FL
Venue:
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Year:
1989

Citing 4
Cited 3

SSIM: a software levelized compiled-code simulator

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Algorithms for the Longest Common Subsequence Problem

Journal of the ACM (JACM)
The Complexity of Some Problems on Subsequences and Supersequences

Journal of the ACM (JACM)
Functional design verification by multi-level simulation

DAC '84 Proceedings of the 21st Design Automation Conference

Techniques for unit-delay compiled simulation

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
A case against event-driven simulation for digital system design

ANSS '91 Proceedings of the 24th annual symposium on Simulation
GRTL: a graphical platform for pipelined system design

EURO-DAC '91 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a method for scheduling high-level blocks for functional simulation under the assumptions that circuits may be cyclic (due to element grouping), and that blocks cannot be broken down into simpler elements. The solution presented here may simulate one block many times per clock period. Obtaining a minimal schedule for a cyclic circuit is shown to be NP-complete, and two approximation algorithms are presented, along with empirical data to evaluate their effectiveness.