A novel approach to accurate timing verification using RTL descriptions

Authors:
K. Roy;J. A. Abraham
Affiliations:
Computer Systems Group, Coordinated Science Laboratory, University of IIlinois at Urbana-Champaign, Urbana, IL;Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX
Venue:
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Year:
1989

Citing 4
Cited 3

A path selection algorithm for timing analysis

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Bit-Slice Microprocessor Design

Bit-Slice Microprocessor Design
Timing Verification and the Timing Analysis program

DAC '82 Proceedings of the 19th Design Automation Conference
Timing verification system based on delay time hierarchical nature

DAC '82 Proceedings of the 19th Design Automation Conference

Timing estimation for behavioral descriptions

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
A case against event-driven simulation for digital system design

ANSS '91 Proceedings of the 24th annual symposium on Simulation
High level test generation using data flow descriptions

EURO-DAC '90 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Timing verification is a critical part of VLSI circuit design. A new approach to timing verification using Register Transfer Level (RTL) descriptions is presented, which eliminates false paths that occur due to (i) redundancy, (ii) reconvergent fanout or (iii) control signal constraints, and generates a test for the critical paths. High level instructions of the circuit are used to test for any timing violations. An algorithm to identify a minimal set of instructions that tests the circuit for all timing errors in valid paths is proposed. Results are presented based on an implementation of the algorithm in LISP programming language on a TI Explorer machine.