Estimating influence of data layout optimizations on SDRAM energy consumption

Authors:
H. S. Kim;N. Vijaykrishnan;M. Kandemir;E. Brockmeyer;F. Catthoor;M. J. Irwin
Affiliations:
The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;IMEC, Kapeldreef 75, Leuven, Belgium;IMEC, Kapeldreef 75, Leuven, Belgium;The Pennsylvania State University, University Park, PA
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 5
Cited 5

Exact analysis of the cache behavior of nested loops

Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation
Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Recursive Array Layouts and Fast Matrix Multiplication

IEEE Transactions on Parallel and Distributed Systems
High-performance and low-power memory-interface architecture for video processing applications

IEEE Transactions on Circuits and Systems for Video Technology

Incremental hierarchical memory size estimation for steering of loop transformations

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Improving SDRAM access energy efficiency for low-power embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Application specific memory access, reuse and reordering for SDRAM

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Optimizing SDRAM bandwidth for custom FPGA loop accelerators

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Analytical synthesis of bandwidth-efficient SDRAM address generators

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

An important problem in extracting maximum benefits from an SDRAM-based architecture is to exploit data locality at the page granularity. Frequent switches between data pages can increase memory latency and have an impact on energy consumption. In this paper, we propose a mathematical formulation, using Presburger arithmetic and Ehrhart polynomials to estimate the number of page breaks statically (i.e., at compile time). The results obtained using video codes indicate that the proposed framework can estimate the number of page breaks with good accuracy.