Energy recovery clocking scheme and flip-flops for ultra low-energy applications

Authors:
Matthew Cooke;Hamid Mahmoodi-Meimand;Kaushik Roy
Affiliations:
Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 1
Cited 4

Low-power digital systems based on adiabatic-switching principles

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design

Comparative energy and delay of energy recovery and square wave clock flip-flops for high-performance and low-power applications

ICECS'03 Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing
A study on the effects of temperature and loading on the power consumption in energy recovery resonant clocking

Proceedings of the 2009 conference on Information Science, Technology and Applications
Cross-over current suppressing latch compared to state-of-the-art for low-power low-frequency applications with resonant clocking

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Ultra low-power clocking scheme using energy recovery and clock gating

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Hence, low-power clocking schemes would be promising approaches for future designs. We propose four novel energy recovery flip-flops that enable energy recovery from the clock network, resulting in significant energy savings. The proposed flip-flops operate with a single-phase sinusoidal clock, which can be generated with high efficiency. Based on the simulation results using TSMC 0.25mm CMOS process technology, at a frequency of 200MHz, the proposed flip-flops exhibit more than 80% delay reduction, power reduction of up to 46%, and area reduction of up to 77%, as compared to the conventional energy recovery flip-flop. We implemented 1024 proposed energy recovery flip-flops through an H-tree clock network driven by a resonant clock-generator that generates a sinusoidal clock. Results show a power reduction of 90% on the clock-tree and total power savings of up to 83% as compared to the same implementation using the conventional square-wave clocking scheme and flip-flops.