Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models

Authors:
Q. Zhao;B. Mesman;T. Basten
Affiliations:
Eindhoven University of Technology, P.O. Box 513, NL-5600 MB Eindhoven, The Netherlands;Eindhoven University of Technology, P.O. Box 513, NL-5600 MB Eindhoven, The Netherlands and Philips Research Laboratories, Prof. Holstlaan 4, NL-5656 AA Eindhoven, The Netherlands;Eindhoven University of Technology, P.O. Box 513, NL-5600 MB Eindhoven, The Netherlands
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

Citing 0
Cited 5

Static resource models for code-size efficient embedded processors

ACM Transactions on Embedded Computing Systems (TECS)
INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Dual-pipeline heterogeneous ASIP design

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Rapid Configuration and Instruction Selection for an ASIP: A Case Study

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Customization of application specific heterogeneous multi-pipeline processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings

Quantified Score

Hi-index	0.00

Visualization

Abstract

Optimizing power consumption at high-level is a criticalstep towards power-efficient digital system designs. Thispaper addresses the power management problem byscheduling a given control-dominated data flow graph. Wediscuss delay and power issues with scheduling, andpropose an improvement algorithm for insertion of so-calledsoft edges which enable power optimization undertiming constraints. Power savings obtained by our approachon tested circuits range between 15% and 30% of the initialpower dissipation.