The Minimax Cache: An Energy-Efficient Framework for Media Processors

Authors:
Osman S. Unsal;Israel Koren;C. Mani Krishna;Csaba Andras Moritz
Affiliations:
-;-;-;-
Venue:
HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Year:
2002

Citing 0
Cited 13

Code coverage and input variability: effects on architecture and compiler research

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Cool-Cache: A compiler-enabled energy efficient data caching framework for embedded/multimedia processors

ACM Transactions on Embedded Computing Systems (TECS)
Dynamic Partitioning of Shared Cache Memory

The Journal of Supercomputing
Compilation techniques for energy reduction in horizontally partitioned cache architectures

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Improving data cache performance with integrated use of split caches, victim cache and stream buffers

MEDEA '04 Proceedings of the 2004 workshop on MEmory performance: DEaling with Applications , systems and architecture
Making a case for split data caches for embedded applications

MEDEA '05 Proceedings of the 2005 workshop on MEmory performance: DEaling with Applications , systems and architecture
Heterogeneous way-size cache

Proceedings of the 20th annual international conference on Supercomputing
Page mapping for heterogeneously partitioned caches: Complexity and heuristics

Journal of Embedded Computing - Cache exploitation in embedded systems
Reconfigurable split data caches: a novel scheme for embedded systems

Proceedings of the 2007 ACM symposium on Applied computing
Compiler-managed partitioned data caches for low power

Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
A compiler-in-the-loop framework to explore horizontally partitioned cache architectures

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Tiny split data-caches make big performance impact for embedded applications

Journal of Embedded Computing - Issues in embedded single-chip multicore architectures
An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures

Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work is based on our philosophy of providing inter-layer system-level power awareness in computing systems. Here, we couple this approach with our vision of multipartitioned memory systems, where memory accesses are separated based on their static predictability and memory footprint and managed with various compiler controlled techniques.We show that media applications are mapped more efficiently when scalar memory accesses are redirected to a minicache. Our results indicate that a partitioned 8K cache with the scalars being mapped to a 512 byte minicache can be more efficient than a 16K monolithic cache from both performance and energy point of view for most applications. In extensive experiments, we report 30% to 60% data cache energy-delay product savings over a range of system configurations and different cache sizes.