Making a case for split data caches for embedded applications

Authors:
Afrin Naz;Krishna Kavi;Mehran Rezaei;Wentong Li
Affiliations:
The University of North Texas, Denton, Texas;The University of North Texas, Denton, Texas;The University of North Texas, Denton, Texas;The University of North Texas, Denton, Texas
Venue:
MEDEA '05 Proceedings of the 2005 workshop on MEmory performance: DEaling with Applications , systems and architecture
Year:
2005

Citing 17
Cited 0

Cache design of a sub-micron CMOS system/370

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
Cache Operations by MRU Change

IEEE Transactions on Computers
Cache performance of operating system and multiprogramming workloads

ACM Transactions on Computer Systems (TOCS)
An effective on-chip preloading scheme to reduce data access penalty

Proceedings of the 1991 ACM/IEEE conference on Supercomputing
Column-associative caches: a technique for reducing the miss rate of direct-mapped caches

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
A data cache with multiple caching strategies tuned to different types of locality

ICS '95 Proceedings of the 9th international conference on Supercomputing
Analytical energy dissipation models for low-power caches

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Interface and cache power exploration for core-based embedded system design

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Cache Memories

ACM Computing Surveys (CSUR)
SPEC CPU2000: Measuring CPU Performance in the New Millennium

Computer
Predictive sequential associative cache

HPCA '96 Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture
Computer Architecture: A Quantitative Approach

Computer Architecture: A Quantitative Approach
The Minimax Cache: An Energy-Efficient Framework for Media Processors

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
An energy efficient cache memory architecture for embedded systems

Proceedings of the 2004 ACM symposium on Applied computing
Using a Victim Buffer in an Application-Specific Memory Hierarchy

Proceedings of the conference on Design, automation and test in Europe - Volume 1
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we show that cache memories for embedded applications can be designed to increase performance while reduce area and energy consumed. Previously we have shown that separating data cache into an array cache and a scalar cache can lead to significant performance improvements for scientific benchmarks. In this paper we show that such a split data cache can also benefit embedded applications. To further improve the split cache organization, we augment the scalar cache with a small victim cache and the array cache with a small stream buffer. This "integrated" cache organization can lead to 43% reduction in the overall cache size, 37% reduction in access time and a 63% reduction in power consumption when compared to a unified 2-way set associative data cache for media benchmarks from MiBench suite.