A case for two-way skewed-associative caches
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Analytical energy dissipation models for low-power caches
ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems
MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Computer architecture (2nd ed.): a quantitative approach
Computer architecture (2nd ed.): a quantitative approach
Way-predicting set-associative cache for high performance and low energy consumption
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Selective cache ways: on-demand cache resource allocation
Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture
ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Reducing set-associative cache energy via way-prediction and selective direct-mapping
Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Application-adaptive intelligent cache memory system
ACM Transactions on Embedded Computing Systems (TECS)
Skewed Associativity Improves Program Performance and Enhances Predictability
IEEE Transactions on Computers
Predictive sequential associative cache
HPCA '96 Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture
Energy-Efficiency of VLSI Caches: A Comparative Study
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
A highly configurable cache architecture for embedded systems
Proceedings of the 30th annual international symposium on Computer architecture
On load latency in low-power caches
Proceedings of the 2003 international symposium on Low power electronics and design
An intelligent cache system with hardware prefetching for high performance
IEEE Transactions on Computers
Making a case for split data caches for embedded applications
MEDEA '05 Proceedings of the 2005 workshop on MEmory performance: DEaling with Applications , systems and architecture
Reconfigurable split data caches: a novel scheme for embedded systems
Proceedings of the 2007 ACM symposium on Applied computing
YAARC: yet another approach to further reducing the rate of conflict misses
The Journal of Supercomputing
Tiny split data-caches make big performance impact for embedded applications
Journal of Embedded Computing - Issues in embedded single-chip multicore architectures
| Hi-index | 0.00 |
This paper proposes a modified two-way set associative cache for embedded systems to reduce the energy consumption. For this goal, the proposed cache, called SSA (selective-way-access skewed associative) cache, equips with a way-selecting mechanism controlled by skewing function and small table look-up, which also has the reconfigurable ability to be converted to one direct mapped cache on a specific application. The skewing mechanism including differentiated mapping function for each cache set, and specialized replacement policy enables the perfect speculation in way-selection and decreases conflict misses. Consequently, the proposed cache effectively achieves the energy reduction without any performance degradation. Additional delay of a small table look-up for the way selection can be hidden partly and multiplexer delay in critical path can be removed totally, such that overall cache access time becomes almost same as that of conventional set associative cache. The simulation result shows that the proposed cache structure reduces energy consumption up to 30~55% over conventional set associative cache and up to 25~30% over previous way-prediction caches. Furthermore, the software controlled reconfigurable architecture brings flexibility with the proposed cache to operate as direct mapped cache or way selecting cache based on given application adaptively.