Robust, High-Speed Network Design for Large-Scale Multiprocessing

Authors:
Andre DeHon
Affiliations:
-
Venue:
Robust, High-Speed Network Design for Large-Scale Multiprocessing
Year:
1993

Citing 0
Cited 4

METRO: a router architecture for high-performance, short-haul routing networks

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Guaranteeing the quality of services in networks on chip

Networks on chip
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Off-chip communication architectures for high throughput network processors

Computer Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

As multiprocessor system size scales upward, two important aspects of multiprocessor systems will generally get worse rather than better: (1) interprocessor communication latency will increase and (2) the probability that some component in the system will fail will increase. These problems can prevent us from realizing the potential benefits of large-scale multiprocessing. In this report we consider the problem of designing networks which simultaneously minimize communication latency while maximizing fault tolerance. Using a synergy of techniques including connection topologies, routing protocols, signalling techniques, and packaging technologies we assemble integrated, system-level solutions to this network design problem.