DELFT-JAVA Link Translation Buffer

Authors:
John Glossner;Stamatis Vassiliadis
Affiliations:
-;-
Venue:
EUROMICRO '98 Proceedings of the 24th Conference on EUROMICRO - Volume 1
Year:
1998

Citing 0
Cited 6

Improving Java performance using hardware translation

ICS '01 Proceedings of the 15th international conference on Supercomputing
A Java-Enabled DSP

Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
A Java-enabled DSP

Embedded processor design challenges
Exploiting an abstract-machine-based framework in the design of a Java ILP processor

Journal of Systems Architecture: the EUROMICRO Journal
Exploiting dataflow to extract java instruction level parallelism on a tag-based multi-issue semi in-order (TMSI) processor

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
A novel JAVA processor for embedded devices

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe the hardware support in the DELFT-JAVA processor which enables efficient dynamic linking of JAVA programs. The proposed mechanism supports method invocationof dynamically linked classes through the use of a Link Translation Buffer (LTB). Since our Instruction Set Architecture directly supports dynamically linked method invocation, the Link Translation Buffer is architecturally transparent to the executing program. The operation ofthe LTB is described and preliminary performance results are reported. Method invocation differences between the C++ programming language and the JAVA programming language are outlined. Preliminary performance results for the Link Translation Buffer suggest that program performance may improve from 1.1x to 1.5x when a suitable LTB is used to cache frequently utilized methods.