Survey on special purpose computer architectures for AI
ACM SIGART Bulletin
An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors
IEEE Transactions on Computers
Matrix operations on a multicomputer system with switchable main memory modules and dynamic control
IEEE Transactions on Computers
Multipipeline Networking for Compound Vector Processing
IEEE Transactions on Computers
Modeling the effects of instruction queue loading on a static instruction stream micro-architecture
MICRO 21 Proceedings of the 21st annual workshop on Microprogramming and microarchitecture
A scheme for data compression in supercomputers
Proceedings of the 1988 ACM/IEEE conference on Supercomputing
CPC (Cyclic Pipeline Computer)-an Architecture Suited for Josephson and Pipelined-Memory Machines
IEEE Transactions on Computers
Concurrency Extraction Via Hardware Methods Executing the Static Instruction Stream
IEEE Transactions on Computers
Communications of the ACM
Computer
| Hi-index | 0.03 |
First Page of the Article