Architecture and synthesis for multi-cycle on-chip communication

Authors:
Jason Cong;Yiping Fan;Guoling Han;Xun Yang;Zhiru Zhang
Affiliations:
University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA
Venue:
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2003

Behavior-to-placed RTL synthesis with performance-driven placement

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Architecture and synthesis for multi-cycle communication

Proceedings of the 2003 international symposium on Physical design

Bitwidth-aware scheduling and binding in high-level synthesis

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Network system design affects distributed parallel computing

InfoScale '06 Proceedings of the 1st international conference on Scalable information systems
Interconnect and communication synthesis for distributed register-file microarchitecture

Proceedings of the 44th annual Design Automation Conference

Hi-index	0.00