Improving the performance of the Kernighan-Lin and simulated annealing graph bisection algorithms
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Computers and Intractability: A Guide to the Theory of NP-Completeness
Computers and Intractability: A Guide to the Theory of NP-Completeness
A linear-time heuristic for improving network partitions
DAC '82 Proceedings of the 19th Design Automation Conference
The “PI” (placement and interconnect) system
DAC '82 Proceedings of the 19th Design Automation Conference
A FRAMEWORK FOR SOLVING VLSI GRAPH LAYOUT PROBLEMS
A FRAMEWORK FOR SOLVING VLSI GRAPH LAYOUT PROBLEMS
SFCS '88 Proceedings of the 29th Annual Symposium on Foundations of Computer Science
On multilevel circuit partitioning
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Hi-index | 0.00 |
Given a graph G= (V, E), graph bisection is the problem of finding a partition of the vertex set V into two equal-sized subsets V1 and V2 so that the number of edges between them is minimized. This problem has important applications in circuit partitioning, testing, VLSI design and other network-related problems that apply the divide-and-conquer strategy. We introduce a new heuristic approach, called Iterative Compaction (IC), which employees a node degree based matching and iterative graph compaction. This gives a significant improvement over the performance of known bisection algorithms in both time and quality of the results.