EUC'07 Proceedings of the 2007 conference on Emerging direction in embedded and ubiquitous computing
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Variability-aware architecture level optimization techniques for robust nanoscale chip design
Computers and Electrical Engineering
Hi-index | 0.00 |
The reduction of peak power, peak power differential,average power and energy are equally important in thedesign of low-power battery driven portable applications.In this paper, we introduce a parameter called "cyclepower function" (CPF-DFC) that captures the above powercharacteristics in the context of multiple supply voltage(MV) and dynamic frequency clocking (DFC) based designs.Further, we present ILP formulations for the minimizationof CPF-DFC during datapath scheduling. We conductedexperiments on selected high-level synthesis benchmarksfor various resource constraints. Experimental results showthat significant reduction in power, energy, and energy delayproduct, can be obtained using the proposed method.