ILP Models for Energy and Transient Power Minimization During Behavioral Synthesis

  • Authors:
  • Saraju P. Mohanty;N. Ranganathan;Sunil K. Chappidi

  • Affiliations:
  • -;-;-

  • Venue:
  • VLSID '04 Proceedings of the 17th International Conference on VLSI Design
  • Year:
  • 2004

Quantified Score

Hi-index 0.00

Visualization

Abstract

The reduction of peak power, peak power differential,average power and energy are equally important in thedesign of low-power battery driven portable applications.In this paper, we introduce a parameter called "cyclepower function" (CPF-DFC) that captures the above powercharacteristics in the context of multiple supply voltage(MV) and dynamic frequency clocking (DFC) based designs.Further, we present ILP formulations for the minimizationof CPF-DFC during datapath scheduling. We conductedexperiments on selected high-level synthesis benchmarksfor various resource constraints. Experimental results showthat significant reduction in power, energy, and energy delayproduct, can be obtained using the proposed method.