An FPGA implementation of the two-dimensional finite-difference time-domain (FDTD) algorithm

Authors:
Wang Chen;Panos Kosmas;Miriam Leeser;Carey Rappaport
Affiliations:
Northeastern University, Boston, MA;Northeastern University, Boston, MA;Northeastern University, Boston, MA;Northeastern University, Boston, MA
Venue:
FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Year:
2004

Citing 1
Cited 15

Application of FPGA technology to accelerate the finite-difference time-domain (FDTD) method

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays

Optimized Generation of Data-Path from C Codes for FPGAs

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
BEE2: A High-End Reconfigurable Computing System

IEEE Design & Test
Warp Processors

Proceedings of the 41st annual Design Automation Conference
Optimized high-order finite difference wave equations modeling on reconfigurable computing platform

Microprocessors & Microsystems
Application development on hybrid systems

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
Efficient hardware code generation for FPGAs

ACM Transactions on Architecture and Code Optimization (TACO)
Visions for application development on hybrid computing systems

Parallel Computing
Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Scalability and parallel execution of warp processing: dynamic hardware/software partitioning

International Journal of Parallel Programming
Sorting on architecturally diverse computer systems

Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications
FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation

ACM SIGARCH Computer Architecture News
Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
On optimization of finite-difference time-domain (FDTD) computation on heterogeneous and GPU clusters

Journal of Parallel and Distributed Computing
SNR analysis approach for hardware/software partitioning using dynamically adaptable fixed point representation

Proceedings of the great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

Understanding and predicting electromagnetic behavior is needed more and more in modern technology. The Finite-Difference Time-Domain (FDTD) method is a powerful computational electromagnetic technique for modelling the electromagnetic space. The 3D FDTD buried object detection forward model is emerging as a useful application in mine detection and other subsurface sensing areas. However, the computation of this model is complex and time consuming. Implementing this algorithm in hardware will greatly increase its computational speed and widen its use in many other areas. We present an FPGA implementation to speedup the pseudo-2D FDTD algorithm which is a simplified version of the 3D FDTD model. The pseudo-2D model can be upgraded to 3D with limited modification of structure. We implement the pseudo-2D FDTD model for layered media and complete boundary conditions on an FPGA. The computational speed on the reconfigurable hardware design is about 24 times faster than a software implementation on a 3.0GHz PC. The speedup is due to pipelining, parallelism, use of fixed point arithmetic, and careful memory architecture design.